APPENDIX

E

CHARACTER CODES AND NUMBER CONVERSION

E.1 CHARACTER CODES

Information storage and processing in computers involves coding the individual items of information by using several binary variables. Positive and negative numbers are represented in some variation of the binary number system. The most usual formats are presented in Chapter 6, where both integer and floating-point numbers are discussed.

In computers used mainly for business data processing, it is useful to represent and process numbers in the base-10 (decimal) format. Table E.1 gives the most usual coding for individual digits, called the binary-coded decimal (BCD) code. This code is simply the first 10 values (0–9) of the 4-bit binary number system. Strings of these 4-bit code values can be used to represent any desired range of positive and negative integers, with an appropriate code used for the sign position.

Alphabetic characters (A–Z), operators, punctuation symbols, control characters $(+-/,:;LF\,CR\,EOT)$, and numbers must be represented for text storage and editing and for high-level language input, processing, and output operations. Two standard codes for this purpose are the American Standards Committee on Information Interchange (ASCII) code and the Extended Binary Coded Decimal Interchange Code (EBCDIC). The standard ASCII code is a 7-bit code, and the EBCDIC code is an 8-bit code. Tables E.2 and E.3 show the standard ASCII and EBCDIC codes, respectively. The ASCII code is by far the most frequently used.

In many applications, it is preferable to use 8-bit quantities; thus, the basic ASCII code is often extended to 8-bits. A common way of doing this is to set the high-order bit position, bit 7, to zero. Another popular possibility is to use bit 7 as a parity bit for the encoded character.

Some comments about the structure of the ASCII and EBCDIC codes are helpful. Note that in both codes the low-order 4 bits of the decimal character codes (0–9) are the BCD codes of Table E.1. This facilitates two operations. First, two characters that represent decimal digits can be compared to determine which is larger. This can be done with the same type of logic circuits that are used to perform the standard arithmetic

Table E.1 BCD encoding of decimal digits

Decimal digit	BCD code
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

Table E.2 The 7-bit ASCII code

Bit positions	Bit positions 654							
3210	000	001	010	011	100	101	110	111
0000	NUL	DLE	SPACE	0	©	P	,	p
0001	SOH	DC1	!	1	A	Q	\mathbf{a}	\mathbf{q}
0010	STX	DC2	**	2	В	R	b	r
0011	ETX	DC3	#	3	\mathbf{C}	\mathbf{S}	c	\mathbf{s}
0100	EOT	DC4	\$	4	D	T	$^{\mathrm{d}}$	t
0101	ENQ	NAK	%	5	\mathbf{E}	U	e	\mathbf{u}
0110	ACK	SYN	&	6	\mathbf{F}	V	f	\mathbf{v}
0111	BEL	ETB	,	7	\mathbf{G}	\mathbf{W}	g	w
1000	BS	CAN	(8	Η	X	h	x
1001	$_{ m HT}$	$\mathbf{E}\mathbf{M}$)	9	I	Y	i	\mathbf{y}
1010	LF	SUB	*	:	J	\mathbf{Z}	j	\mathbf{z}
1011	VT	ESC	+	;	K	[k	{
1100	FF	FS	,	<	L	/	1	
1101	CR	GS	_	=	\mathbf{M}]	\mathbf{m}	}
1110	SO	RS		>	N	^	\mathbf{n}	~
1111	SI	US	/	?	О	_	0	DEL

	NUL	Null/Idle	SI	Shift in
	SOH	Start of header	DLE	Data link escape
	STX	Start of text	DC1-DC4	Device control
	ETX	End of text	NAK	Negative acknowledgment
	EOT	End of transmission	SYN	Synchronous idle
	ENQ	Enquiry	ETB	End of transmitted block
	ACK	Acknowledgment	CAN	Cancel (error in data)
	BEL	Audible signal	EM	End of medium
	BS	Back space	SUB	Special sequence
	HT	Horizontal tab	ESC	Escape
	LF	Line feed	FS	File separator
	VT	Vertical tab	GS	Group separator
	FF	Form feed	RS	Record separator
	CR	Carriage return	US	Unit separator
	SO	Shift out	DEL	Delete/Idle
	Bit pos	itions of code format =	= 6 5 4 3	2 1 0

Table E.3 The 8-bit EBCDIC code

Bit positions						-	Bit I	position	Bit positions 7654							
3210	0000	0001	0010	0011	0100	0101	0110		0111 1000 1001	1001	1010	1010 1011	1100	1101	1110	1111
0000 0001 0010 0011 0100 0110 0111 1000 1011 1100 11110	NULL PF HT LC DEL	RES NL BS IL	BYP LF EOB PRE SM	PN RS UC EOT	SP	≈ * ~ [-% I V c.	. # @ - :	he d c b a	A L a a a a a a	Z X K C C + S		- HG TED CB A	L X L X C C C C X C	$S \times X \times Z$	0 1 2 8 8 3 5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

Prefix	Set mode	Punch on	Reader stop	Uppercase	End of transmission	Space
PRE	SM	PN	RS	ΩC	EOT	SP
New line	Backspace	Idle	Bypass	Line feed	End of block	
		IL				
Null/Idle	Punch off	Horizontal tab	Lowercase	Delete	Restore	
NOEL	PF	HT		DEL	RES	

Bit positions of code format = $\begin{bmatrix} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \end{bmatrix}$

operations on binary numbers. This is helpful when strings of decimal numbers must be sorted into numerical order. Second, when it is determined by context that consecutive 7- or 8-bit codes in some input string represent a decimal number that is to be stored and processed as a single entity, then it is sometimes practical to remove the leftmost 3 or 4 bits of each digit code and compress the number being represented into a string of 4-bit BCD digits. This compression or packing of data requires starting and ending delimiters, but it is justified in many situations in which storage space requirements are a concern. Similar comments apply to the codes for the alphabetic characters. The fact that their binary bit patterns are in numerical sequence facilitates alphabetic sorting.

E.2 DECIMAL-TO-BINARY CONVERSION

This section shows how to convert a fixed-point decimal number to its binary equivalent. The value, V, represented by the binary number

$$B = b_n b_{n-1} \cdots b_0 \cdot b_{-1} b_{-2} \cdots b_{-m}$$

is given by

$$V(B) = b_n \times 2^n + b_{n-1} \times 2^{n-1} + \dots + b_0 \times 2^0$$

+ $b_{-1} \times 2^{-1} + b_{-2} \times 2^{-2} + \dots + b_{-m} \times 2^{-m}$

To convert a fixed-point decimal number into binary, the integer and fraction parts are handled separately. First, the integer part is converted as follows. It is divided by 2. The remainder is the least significant bit of the integer part of the binary representation. The quotient is again divided by 2, and the remainder is the next bit of the binary representation. The process is repeated up to and including the step in which the quotient becomes 0.

Second, the fraction part is converted by multiplying it by 2. The part of the product to the left of the decimal point, which is either 0 or 1, is a bit in the binary representation. The fractional part of the product is again multiplied by 2, generating the next bit of the binary representation. The first bit generated is the bit immediately to the right of the binary point. The next bit generated is the second bit to the right, and so on. The process is repeated until the required accuracy is attained.

Figure E.1 shows an example of conversion from $(927.45)_{10}$ to binary. Note that conversion of the integer part is always exact, but the binary fraction for an exact decimal fraction may not be exact. For example, the fraction $(0.45)_{10}$ used in Figure E.1 does not have an exact binary equivalent. This is obvious from the pattern developing in the figure. In such cases, the binary fraction is generated to some desired level of accuracy. In general, the maximum absolute error, e, in generating a e-bit fractional representation is bounded as $e \le 2^{-k}$. Of course, some decimal fractions have an exact binary representation. For example, $(0.25)_{10}$ equals $(0.01)_2$.

Convert (927.45)₁₀




Figure E.1 Conversion from decimal to binary.

A	68000, 131
Accumulator, 40	68020, 583
	Advanced Micro Devices (AMD), 591
Access time	Alpha instructions, 596
magnetic disk, 347	Alpha processors
main memory, 5	21064, 597
Adder	21164, 597
BCD, 405	21264, 597
carry-lookahead, 374	Alphanumeric characters, 33
circuit, 370	ASCII, 791
full-adder, 368	EBCDIC, 792
half-adder, 404	Altera Excalibur system, 547
propagation delay, 371	Amdahl's law, 654
ripple-carry, 368	Analog to digital (A/D) conversion, 515
Addition, 28, 368	Annul bit, 491
carry, 28, 368	Apple computers, 591, 594
carry-save, 385	Arbitration, 237
end-around carry, 409	centralized, 237
floating-point, 398	distributed, 239
generate function, 372	on SCSI bus, 270
modular, 29	Architecture, 2
overflow, 32, 369	Arithmetic and logic unit (ALU), 5
propagate function, 372	ARM
sum, 28, 368	addressing, 106
Addition loop. See Program examples	architecture versions, 579
Address, 5, 33	assembly language, 118
aligned/unaligned, 36	condition codes, 105, 117, 736
big-endian, 35	hard macrocell core, 580
little-endian, 35	
Address pointer, 51	input/output (I/O), 121 instructions, 113, 734–750
Address space, 33, 205	
Addressing mode, 47	conditional execution, 106
absolute, 49	operand shifting, 114, 737
ARM, 106	pseudo-instructions, 120
autodecrement, 57, 69	thumb, 579
autoincrement, 57, 69	interrupts, 224
HP3000, 607	programming experiments, 750
1A-32, 159, 772	registers, 105
immediate, 49	synthesizable core, 580
index, 52	ARM CPU cores
indirect, 50	ARM720T, 581
PowerPC, 592	920T, 581
register, 49	1020T, 581
relative, 56	StrongARM SA-110, 581
relative, 50	

ADM progresses as as	
ARM processor cores	prediction, 472, 491
ARM7TDMI, 580	target, 46
ARM9TDMI, 581	Branching, 44
ARM10TDMI, 581	in ARM, 116
Array processor, 620	conditions, 46
ASCII (American Standards Committee on	in IA-32, 171
Information Exchange) code, 4, 791	in microprogram, 437
Assembler, 58	in 68000, 141
two-pass, 63	Breakpoint, 220
Assembler directives (commands), 60	Bridge, 259, 260, 262
Assembly language, 19, 58	Broadband, 564
ARM, 118	Broadcast, 633
generic, 58	Buffer
IA-32, 170	circular, 71, 531
mnemonics, 58	register, 10
notation, 19, 38	Bus, 9. See also Bus standards
68000, 140	arbitration, 237
syntax, 58	asynchronous, 244
Associative search, 318	cycle, 241
Asynchronous bus. See Bus	master, 237
Asynchronous DRAM, 299	propagation delay, 241
Asynchronous transmission, 566	scheduling. See Arbitration
Athlon processor, 591	single-bus system, 10, 624
Autovector, 214	skew, 245
	synchronous, 241, 264
В	timing, 242
В	Bus standards, 259
Bandwidth. See also Bit rate; Baud rate	ISA, 260
communication, 565, 567, 569, 570	PCI, 261
memory, 304	SCSI, 266
Barrier synchronization, 650	USB, 272
Base register, 55	X3.131 (SCSI), 266
Baseband, 564	Byte, 33
Baud rate, 564. See also Bit rate	Byte addressable, 35
BCD. See Binary-coded decimal	Byte addressame, 55
Benchmark program, 17, 656	
Big-endian, 35	С
Binary variable, 662	Capha manager 5 12 204 212 220
Binary-coded decimal (BCD), 4, 790	Cache memory, 5, 13, 294, 313–329
addition, 405	in ARM710T, 326
packed, 83	associative mapping, 318
Bit. 4, 27	block, 315
Bit map, 559	coherence, 321, 641
Bit rate, 564. See also Baud rate	direct mapping, 317
Bit-ORing, 437	dirty bit, 316, 326
Booth algorithm, 380	hit, 316
bit-pair recoding, 384	hit rate, 332
skipping over 1s, 382	levels, 313, 335
	line, 315
Booting, 350 Branch, 46	load through, 316
	lockup-free, 337
delay slot, 470, 491	mapping function, 316
delayed, 470	miss, 316
folding, 468	miss penalty, 332
instruction, 45	miss rate, 332
penalty, 466	in Pentium III, 326

in Pentium 4, 329	Carratan
replacement algorithm, 316, 321	Counter
set-associative mapping, 318	ripple, 702
in 68040, 325	synchronous, 703, 714
	Critical section, 640
snoopy controls, 643	Crossbar, 625
tag, 318	Cycle stealing, 237
valid bit, 319, 326	Cyclic redundancy check (CRC), 279
write back, 316, 642	
write buffer, 335	D
write through, 316, 642	
Carry, 28, 368	Daisy chain, 216
flag. See Condition codes	Data, 4
Cartridge tape, 359	Data communication equipment, 564
Cathode-ray tube (CRT), 558	Data striping, 351
CC-NUMA systems, 645	Data terminal equipment, 564
CD-ROM, 5, 355	Data types
Character codes, 33	bit, 27
ASCII, 791	byte, 33
EBCDIC, 792	character, 33
Character string, 36	floating-point, 394
Charge-coupled device (CCD), 557	fraction, 394
Circuit switching, 635	integer, 27
Circular buffer (queue), 533	string, 36
CISC (Complex Instruction Set Computer), 17, 97	word, 33
Clock, 14	Datapath, 414
cycle, 14	De Morgan's rule, 670
rate, 16	Debouncing, 249
Clock recovery, 565	Debugging, 63, 219
Coherence. See Cache memory	Decoder, 703
Combinational circuits, 691	Demodulation, 564
Compiler, 4, 11	Desktop computer, 2
optimizing, 17	Device driver, 223
Complement, 665	Differential signaling, 308
Complementary metal-oxide semiconductor	Digit packing. See Program examples
(CMOS), 681	Digital camera, 514
Complex Instruction Set Computer. See CISC	Digital subscriber loop (DSL), 569
Complex programmable logic device (CPLD), 711	Direct memory access. See DMA
Computer, 2	Directory-based cache coherence, 643
Computer-aided design (CAD), 677	Dirty bit. See Cache memory
Concurrency, 15	Disk. See Magnetic disk
Condition code register, 46	Disk arrays, 351
Condition codes, 46, 84	Dispatch operation, 467, 486
ARM, 105, 117, 736	Dispatch unit. See Instruction
IA-32, 156, 171, 783	Display buffer, 559
in pipelined processor, 465, 478	Displays, 558
side effect, 478	Distributed computer system, 618
68000, 141, 768	Distributed computing, 21
Conditional branch, 46	Distributed memory system, 623
Context switch, 223	Division, 390
Control store, 430	floating-point, 398
Control unit, 6	nonrestoring, 391
Control word, 430	restoring, 391
Coprocessor	DMA (Direct Memory Access), 235
arithmetic (80386), 588	· · · · · · · · · · · · · · · · · · ·
ARM instructions, 750	block (burst) mode, 237 controller, 235
· · · · · · · · · · · · · · · · · ·	contioner, 255

Don't-care condition, 674	double precision, 396
Dot product. See Program examples	exception, 397
DVD, 357	exponent, 394
Dynamic memory (DRAM), 299	excess-x representation, 396
,	format, 395
E	guard bits, 399
	IEEE standard, 394
EBCDIC (Extended Binary Coded Decimal	mantissa, 394
Interchange Code), 4, 792	normalization, 394
Echoback, 207	overflow, 396
Edge-triggered flip-flops, 694	representation, 395
Effective address, 50	rounding, 399
Effective throughput, 624	scale factor, 394
Elapsed time, 13	significant digits, 394
Embedded processor, 517	single precision, 396
Embedded system, 512	special values, 397
Emulation, 445	denormal, 397
Enterprise system, 2	infinity, 397
Ethernet, 646	Not a Number (NaN), 397
Exception. See also Interrupt	sticky bit, 400
floating-point, 397	truncation, 399
imprecise, 484	biased/unbiased, 399
precise, 485	underflow, 396
Execution phase, 413	Floppy disk, 350
Eye pattern, 568	Four-wire link, 565
	Frame pointer, 77
F	Frequency-shift keying (FSK), 564
Fan-in, 687	Full-duplex (FDX) link, 565
Fan-out, 687	Fully-connected network, 625
Fat-tree network, 631	runy connected network, 025
Fetch phase, 413	•
Field-programmable gate array (FPGA),	G
547, 712	Gated latch, 690
FIFO (first-in, first-out) queue, 71, 531	General-purpose register, 8
File, 11	Global address space, 637
File mark, 358	GPU (Graphics Processing Unit), 561
File server, 2	Graphics
Finite state machine, 719	accelerator, 561
Flash memory, 312	port, 562
Flat panel display, 560	processing unit, 561
Flip-flops, 690–699	Gray code, 726
D, 694–697	
edge-triggered, 694	н
gated latch, 690	Holf duploy (HDV) link 565
JK, 697	Half-duplex (HDX) link, 565
latch, 690	Handshake, 244
	Hardwine d a natural 125
master-slave, 694	Hardwired control, 425
SR latch, 690	Hertz, 14
T, 697	Hexadecimal. See Number representation
Flit, 634	High-level language, 4, 11, 26
Floating point, 393	C, C++, 11, 88, 527
addition-subtraction unit, 400	History of computers, 19
arithmetic operations, 398	Hold time, 697
chopping, 399	HP3000
coprocessor, 588, 750	addressing, 607

instructions, 606	three-address, 39
registers in stack, 610	two-address, 39
stack structure, 604	zero-address, 42
Hybrid, 566	Instruction register (IR), 7, 43, 412
Hypercube network, 628	Instruction set architecture (ISA), 26
	Instruction unit, 3
_	Instructions
1	arithmetic, 7, 38, 70
IBM, 591, 592	branch, 45
IEEE standards. See Standards	data transfer, 38
ILLIAC-IV, 621	input/output, 66
Index register, 52	logic, 81
Input unit, 4	shift and rotate, 82
Input/output (I/O)	subroutine, 72
address space, 205	Integrated circuit (IC), 16, 20, 688
instructions in IA-32, 175	Intel IA-32 Pentium
interface circuit, 206, 248, 259	addressing modes, 159, 772
memory-mapped, 66, 204	assembly language. 170
in operating system, 220	condition codes, 156, 171, 783
program-controlled, 64, 207	input/output (I/O), 174
register, 206	block transfers, 176
status flag, 67, 206	isolated, 175
unit, 3	memory-mapped, 174
Input/output devices. See Flat panel display;	
Intellimouse; Joystick; Keyboard; Mouse:	instructions, 164, 171, 182, 773–784
Printer: Trackball; Video display	encoding, 770, 771
Input/output port, 248	format, 168, 770, 771
bidirectional, 254	multimedia (MMX), 183
parallel, 248, 518	string, 176, 783
serial, 257, 521	vector SIMD (SSE), 184
Instruction, 3, 37	interrupts, 231–234
commitment, 485	memory segmentation, 586
completion queue, 485	protected mode, 587
encoding, 94	real mode, 586
execution phase, 413	segment registers 156, 586
dispatch, 467, 486	programming experiments, 785
fetch phase, 413	register structure, 156
fields, 62, 95	sixteen-bit mode, 588, 785
grouping, 496	subroutines, 177
hazards, 504	stack frame, 179 Intel IA-64
operands, 39	
privileged, 220, 343	instructions, 598
queue, 467	bundles, 598
reordering, 471	conditional execution, 598
retired, 485	Itanium processor, 602
side effects, 478	register rotation, 602
synthetic, 489	register stack, 600
Instruction encoding, 94	register windows, 602
Instruction format	speculative loads, 600
ARM, 106, 735	Intel processors
HP3000, 606	8051, 542
1A-32, 168, 770, 771	8086, 585
IA-52, 108, 770, 771 IA-64, 598	8088, 585
	80286, 585
one-address, 40	80386, 588
68000, 137	80486, 588

Intal processors Court	L
Intel processors—Cont. Itanium, 602	-
Pentium, 589	Laser printer, 560
Pentium II, 590	Latch, 690
Pentium III, 590	LIFO (last-in, first-out), 68
Pentium 4, 590	Link register, 72
Pentium Pro, 589	Linked list, 90
Intellectual property (IP), 547	insertion/deletion. See Program examples
Intellimouse, 555	Liquid crystal display, 559
Interconnection network, 622–636	Little-endian, 35
crossbar, 625	Load through. See Cache memory
fat tree, 631	Loader, 63
hypercube, 628	Load-store multiple operands
mesh, 630	ARM, 112
multistage, 626	IA-32, 783
ring, 631	68000, 146
shuffle network, 627	Local area networks (LAN), 646
single-bus, 624	Ethernet, 646
tree, 630	token ring, 647
torus, 630	Locality of reference, 315
Interleaving, 330	Lock, 640
Internet, 2	Logic circuits, 662–724
Interrupt, 9. See also Exception	Logic families
acknowledge, 214	CMOS, 681
in ARM, 224–229	Logic functions, 662–677
disabling, 212	AND, 664
edge-triggered, 229, 212	EXCLUSIVE-OR (XOR), 664
enabling, 212	minimization, 668
in IA-32, 231–234	NAND, 674
latency, 210	NOR, 674
mask, 224	NOT, 665
nesting, 213	OR, 662
nonmaskable, 229	synthesis, 664
in operating systems, 220	Logic gates, 662 fan-in, 687
priority, 215	fan-out, 687
service routine, 9	
in 68000, 229–231	noise margin, 686 propagation delay, 686
software, 220	threshold, 678, 684
vectored, 214	transfer characteristic, 684
I/O. See Input/output	transition time, 686
IR (Instruction register), 7, 43, 412	Logical address, 294, 338
ISA (Instruction Set Architecture), 26	Long-haul networks, 646
Isochronous, 273, 281	Loop
Itanium processor, 602	with branch prediction, 473, 492
	with delayed branch, 470, 492
•	Loosely coupled multicomputer, 645
J	LRU (least-recently used) replacement, 321
Joystick, 556	(Table 1000) along topiacomoni, 021
JTAG port, 712	M
	141
V	Machine instruction, 3, 94
K	Machine language, 4, 19, 26
Karnaugh map, 671	Magnetic disk, 5, 344-352
Kernel (Supervisor) mode, 343	access time, 347
Keyboard, 554	controller, 348

data buffer/cache, 348	Memory management unit (MMU), 294, 3
data encoding, 344	in ARM, 581
drive, 346	in 680X0, 584
floppy disk, 350	in 80X86, 586
latency, 347	Memory pages, 133
organization, 346	Memory segmentation, 586
rotational delay, 347	Memory-mapped I/O, 66, 204
seek time, 347	Mesh network, 630
Winchester, 345	Message-passing, 19, 645, 651
Magnetic tape, 358	protocol, 623
cartridge, 359	MFLOPS measure, 656
format, 358	Microcontroller, 512, 518-521, 541
Mailbox memory, 659	ARM, 543
Mainframe, 2	Intel, 542
Manchester code, 344	Motorola, 542
Master-slave. See Flip-flops	Microinstruction, 430
Mechanical computing devices, 19	fields, 433
Memory, 4	horizontal, 434
access time, 5, 294	sequencing, 437, 440
address, 5, 33	vertical, 434
address register (MAR), 8, 293	Microoperation, 433
address space, 292	Microprogram counter, 430
asynchronous DRAM, 299	Microprogram memory. See Control store
bandwidth, 304	Microprogrammed control, 429
bit line, 295	Microroutine, 430
byte addressable, 35	Microwave oven, 512
cache. See Cache memory	MIMD system, 620
cell, 298, 310	MIPS measure, 656
controller, 307	MISD system, 620
cycle time, 294	Miss. See Cache memory
data register (MDR), 8, 293	Mnemonic, 58
DDR SDRAM, 304	Modem, 564
DIMM, 306	cable, 569
dynamic (DRAM), 299	Modulation, 564
fast page mode, 301	
hierarchy, 5, 313	Motherboard, 259, 305
interleaving, 330	Motorola processors
latency, 304	ColdFire family, 585
main, 5, 13, 313	ColdFire MCF5xxx, 543
multiple module, 330	68000, 130 68020, 582
Rambus, 308	68020, 582
random-access memory (RAM),	68030, 584
5, 294	68040, 584
read cycle, 9	68060, 585
read-only memory (ROM), 310	68HC11, 542
refreshing, 301, 308	683xx, 543
RIMM, 309	Motorola 68000, 130
SIMM, 306	addressing modes, 131, 752
	assembly language, 140
static (SRAM), 297, 305	condition codes, 141, 768
synchronous DRAM (SDRAM), 302	input/output (I/O), 145
unit, 4	instruction set, 136, 141, 151, 754–767
word, 5, 33	interrupts, 229–231
word length, 33, 292	register structure, 131
word line, 295 write cycle, 9	subroutines, 146
	Mouse, 555

Multicast, 633	Operand forwarding, 462
Multicomputer, 18, 638, 645	Operands, 39
Multiple issue, 482	Operating system, 11
Multiplexer, 705	interrupts in, 220
Multiplication, 376	multitasking, 221
array implementation, 376	process, 221
Booth algorithm, 380	scheduling, 221
carry-save addition, 385	Optical disk, 5, 352–358
fast, 383	CD-Recordable, 356
floating-point, 398	CD-Rewritable, 356
sequential implementation, 378	CD-ROM, 355
signed-operand, 380	DVD, 357
Multiprocessor, 18, 618, 622	Output unit, 6
cache coherence, 641	Overflow, 32, 84
caches, 637	flag. See Condition codes
global memory, 623	
interconnection network, 624–636	n
local memory, 623	Р
private address space, 638	Packet, 624
program parallelism, 638	Page, 339
shared memory, 18, 637	Parallel I/O port, 248, 518
shared variables, 640	Parallel processing, 619
speedup, 653	Parameter passing, 74
Multiprogramming, 12	by reference, 75
Multistage network, 626	by value, 75
Multitasking, 12, 221	Parity, 567
	PC. See Program counter
N	Pentium. See Intel processors
	Performance, 13
Network of workstations, 647	basic equation, 14
Noise, 686	execution time, 13
Noise margin, 686	measurement, 17, 656
Nonblocking switch, 626	memory, 329
Notebook computer, 2	multiprocessors, 653
NUMA multiprocessors, 623	pipeline, 503-505
Number conversion, 793	processor, 13
Number representation	Peripheral device, 554
binary positional notation, 27	Personal computer, 2
floating-point, 394	Phase encoding, 344
hexadecimal, 64	Phase-shift keying (PSK), 564
1's-complement, 27	Physical address, 338
sign and magnitude, 27	Pipelining, 15, 454
signed integer, 28	addressing modes, 465, 476
ternary, 404	basic concepts, 454
2's-complement, 27	branching, 466
	bubbles, 460
0	condition codes, 465, 478
Object program, 4, 58	data hazards, 459, 461
1's-complement representation, 27	instruction hazards, 459, 465
OP code, 59, 95	performance, 503
in ARM, 106	stalling, 459
in IA-32, 168	structural hazard, 460
in 68000, 135	Pixel, 558
Open-drain, 211	Plasma display, 560
OpenGL, 563	Plug-and-play, 261, 265, 274
openos, sos	

Pointer register, 51	generic, 219
Polling, 207, 213	IA-32, 234
Pop operation. See Stack	68000, 232
Port. See Input/output; Register	linked-list insertion/deletion
PowerPC	ARM, 127
addressing modes, 592	generic, 92, 93
instructions, 592	IA-32, 185
registers, 591	68000, 154
PowerPC processors	reaction timer, 537
MPC7450, 594	sorting
AltiVec units, 594	ARM, 127
601/603/604/620, 593	generic, 87
Prefetching, 336	IA-32, 185
Primary storage, 5	68000, 153
Printer, 6, 560	subroutines
Priority, 215. See also Arbitration	ARM, 122
Private memory, 623	generic, 74, 76, 79
Privileged instruction, 220, 343	IA-32, 177
Process. See Operating system	68000, 146
Processor, 3	Program parallelism, 638
Processor stack, 73	shared variables, 640
Processor status word (PSW), 46	Program state, 221
in ARM, 224	Program-controlled I/O. See Input/output
in IA-32, 232	Programmable array logic (PAL), 710
in 68000, 230	Programmable logic array (PLA), 707
Processor time, 13	Programming experiments
Program, 4	in ARM, 750
Program counter (PC), 8, 43, 412	in IA-32, 785
Program examples	Propagation delay
addition loop	on bus, 241
ARM, 118	
generic, 45, 51, 57	in logic circuit, 686 Protected mode, 587
IA-32, 166	Protection, 343
68000, 143	
character transfer, 525	Push operation. See Stack
circular buffer, 531	Q
digit packing	Q
ARM, 116	Quadrature amplitude modulation (QAM), 564
generic, 82	Queue, 71. See also Instructions
IA-32, 174	
68000, 151	R
dot product	DAID I' I 251
ARM, 126	RAID disk systems, 351
generic, 86	Rambus memory, 308
IA-32, 184	Random-access memory (RAM), 5
68000, 152	Raster scan, 558
	Reaction timer, 635
message-passing multiprocessor, 651 shared-memory multiprocessor, 648	Reactive system, 541
, ,	Read-modify-write, 64()
input/output	Read-only memory (ROM), 310
ARM, 121	electrically erasable (EEPROM), 311
generic, 67, 207	erasable (EPROM), 311
IA-32, 175	flash, 312
68000, 145	
independent of the control of the co	programmable (PROM), 311
interrupt service routine ARM, 230	programmable (PROM), 311 Real mode, 586 Real-time processing, 210, 535

Reduced Instruction Set Computer. See RISC	SIMD system, 620
Refreshing	Simplex link, 565
in displays, 559	Simulated annealing, 655
in memories, 301, 308	SISD system, 619
Register, 6, 699	Skew. See Bus
base, 55	Small-scale integration (SSI), 689
general-purpose, 8	Snoopy cache, 643
index, 52	Soft processor core, 547
port, 423	Software interrupts. See Interrupt
renaming, 485, 498	Sorting. See Program examples
windows, 488	Source program, 4, 58
Register transfer notation (RTN), 37	SP. See Stack, pointer
Rendering, 562	SPARC. See Sun Microsystems processor
Reorder buffer, 485	SPMD application, 651
Replacement algorithm, 321	SPEC rating, 18
Ring network, 631	Speedup, 653
RISC (Reduced Instruction Set Computer),	Split-transaction protocol, 624
17, 97, 578	Stack, 68
Rounding. See Floating point	in ARM, 122
RS-232-C, 571	frame
	ARM, 123
	generic, 75
5	IA-32, 179
Scalability, 633	IA-64, 600
Scaler, 702	68000, 146
Scanner, 557	frame pointer (FP), 77
Scheduling. See Arbitration; Operating system	in HP3000, 604
SCI Standard, 644	in IA-32, 177
SCSI bus. See Bus standards	in IA-64,
Secondary cache, 314	pointer (SP), 68
Secondary storage, 5, 344–359	processor. See HP3000
Segmentation. See Memory segmentation	push and pop operations, 68
Sequential circuits, 691, 714–723	pushdown, 68
finite state machine, 719	in 68000, 146
state assignment, 716	in subroutines, 73
state diagram, 715	Standards. See also Bus standards
state table, 716	IEEE floating-point, 395
synchronous, 718	IEEE-802, 646
Serial I/O interface, 257, 521	RS-232-C, 571
Serial transmission, 563	SCI, 644
Server, 2, 512	Start-stop format, 566
Setup time, 242, 697	State diagram, 715
Seven-segment display, 704	State table, 716
Shared memory, 18, 637, 648	Static memory (SRAM), 297, 305
Shared variables, 640	Status flag. See Input/output
busy-waiting, 658	Status register. See Input/output
critical section, 640	Store-and-forward network, 634
locks, 640	Stored program, 4
read-modify write access. 640	Strobe, 241
Test-and-Set instruction, 640	Subroutine, 72
Shift register, 700	in ARM, 122
Shuffle network, 627	in IA-32, 177
Side effects. See Instructions	in IA-64, 600
Sign bit, 27, 34	linkage, 72
Sign extension, 32	nesting, 73, 78

parameter passing, 74	Transmission
in 68000, 146	asynchronous, 566
Subtraction, 29	simplex and duplex, 565
floating-point, 398	synchronous, 568
Sum-of-products form, 667	Trap, 220
Sun Microsystems processors	Tree network, 630
microSPARC, 595	Tri-state, 415, 687
SPARC, 594	Truth table, 662
UltraSPARC 1, II, III, 493, 595	2's-complement representation, 27
visual instruction set (VIS), 595	Two-wire link, 564
Supercomputer, 2, 618	1W0-WITC HHK, 304
Superscalar processor, 15, 481	U
Supervisor mode (state), 215, 221, 343	U
Symbol table, 63	UART (Universal Asynchronous Receiver
Symmetric multiprocessor, 636	Transmitter), 259
	UltraSPARC II, 493, 595
Synchronous DRAM (SDRAM), 302	UMA multiprocessors, 622
Synchronous sequential circuit, 718	User mode (state), 215, 221, 343
Synchronous transmission, 568	User space, 343
Syntax. See Assembler	over tipace, 5 to
System Performance Evaluation Corporation	V
(SPEC), 18	·
System software, 10. See also Operating	Very large-scale integration (VLSI), 9, 20
system	Video display, 558
System space, 343	Virtual address, 294, 338
System-on-a-chip, 546	Virtual memory, 294, 337–343
	address translation, 339
T	page, 339
Testability, 546	page fault, 342
Test-and-Set instruction, 640	page frame, 339
Texel, 562	page table, 339
Text editor, 11	translation buffer (TLB), 341
	virtual address, 294, 338
TFT (Thin-film transistor) display, 560 Thread, 650	Von Neumann architecture, 19
	von veumann arenteeture, 19
Three-state. See Tri-state	w
Threshold, 678, 684	
Tightly-coupled multiprocessor, 645	Wait loop, 66
Time slicing, 221	Wide area networks (WAN), 646
Timers, 524	Winchester, 345
Timing signals, 6	Word, 5
Token-ring network, 647	Word alignment, 36
Torus network, 630	Word length, 5, 33
Touchpad, 557	Workstation, 2
Trace exception, 220	Wormhole routing, 634
Trackball, 556	Write buffer, 335
Transition time, 686	Write-back protocol, 316
Translation lookaside buffer (TLB), 341	Write-through protocol, 316, 642
	mouga protocol, 510, 072

